Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Concurrent ASIC design flows

Posted: 19 Nov 1999 ?? ?Print Version ?Bookmark and Share

Keywords:sub micron? batch design? hardware? software? concurrent?

This paper presents techniques that would be the stepping stone to a better design methodology. The discussion will be presented in two phases: batch design flows, and concurrent design flows.

View the PDF document for more information.



Article Comments - Concurrent ASIC design flows
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top