Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Interworks offers solution for Agere's Payload Plus chipset

Posted: 08 Feb 2002 ?? ?Print Version ?Bookmark and Share

Keywords:interworks? agere systems? agere? payload plus? memory chips?

Interworks has offered a memory partitioning solution for Agere's 2.5G Payload Plus network processor chipset, an approach claimed to ease space constraints, add flexibility and reduce development time for the chipset.

The traditional memory design for the Payload Plus chipset requires high-speed memory modules for the routing switch processor (RSP), the fast pattern processor (FPP) and the Agere system interface (ASI). Interworks' solution repositions most of these components onto a memory daughter card mounted in parallel to the system board.

Agere's Payload Plus is an OC-48c network processor solution that performs all of the classification, policing, traffic management, QoS/CoS, traffic shaping and packet modification functions needed for a carrier class network platform.

Memory densities for the FPP range from 4MB to 16MB of SRAM for the program section, 4MB to 16MB of SRAM for the control section and 32MB to 128MB of SDRAM for the Data Buffer section. Densities for the RSP range from 4MB to 16MB of SRAM for the link List, 8MB to 32MB of SRAM for the scheduler and 64MB to 256MB of SDRAM for the data buffer section.





Article Comments - Interworks offers solution for Agere...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top