Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Load sharing speeds formal model checking

Posted: 14 Aug 2002 ?? ?Print Version ?Bookmark and Share

Keywords:@hdl? verification startup? platform computing? @verifier-dp? model checking?

Claiming the first use of distributed processing with formal model checking, verification startup @HDL Inc. this week will announce support for Platform Computing Inc.'s Load Sharing Facility with its @Verifier-DP product. @HDL claimed this would result in a near-linear speedup over a distributed network, greatly easing a computationally intensive process.

Widely used in the EDA industry, the Load Sharing Facility (LSF) provides workload management software that dispatches jobs to workstations over distributed networks. With @Verifier-DP, LSF lets users allocate property checking across network resources. Allocation algorithms are based on the clustering of properties for the same cones of influence.

Bug finder

@Verifier-DP extracts properties from RTL designs to uncover such problems as multiple clock domain synchronization errors, finite state machine deadlock, and code errors. It can find bugs such as one-hot drivers and decoders, parallel and full case statements, unreachable and terminal states, never-reachable conditions and codes, FIFO read/write reset errors, index-out-of-range, and stuck-at zero or one.

In addition, @Verifier-DP supports assertion languages, including OpenVera assertions. LSF helps by allowing assertions to run on different machines or processors, reducing overall run-times.

@Verifier-DP is available now on Linux and Solaris platforms.

- Richard Goering

EE Times





Article Comments - Load sharing speeds formal model che...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top