Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Acer, Cadence to train IC designers

Posted: 28 Nov 2002 ?? ?Print Version ?Bookmark and Share

Keywords:analog? mixed-signal circuit designs? soc design? aspire ic design institute?

Acer Foundation and Cadence Design Systems Inc. have announced a strategic alliance to cultivate talents in analog and mixed-signal circuit designs in Taiwan, with an emphasis on SoC designs. In conjunction with this announcement, Acer also launched the Aspire IC Design Institute, a key unit within the Aspire Research Complex located in Taiwan. The institute will focus on IC designs for wireless and networking communications.

Acer Foundation is a non-profit organization backed by PC vendor, Acer Inc. The mission of the foundation is to assist industries in building up each of their core competencies. Cadence for its part will provide experienced trainers to conduct classes, and field application engineers to assist the students, as well as provide teaching materials.

Classes are scheduled to begin in January 2003, taking in 30 students for each three-month term with the aim of training at least 100 students annually. Also sometime during Q1 of 2003, a second set of classes focusing on system level design will begin, also targeting to train 100 students annually. Acer and Cadence have initially signed a five-year agreement.





Article Comments - Acer, Cadence to train IC designers
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top