Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Delivering a full-chip hierarchical circuit simulation

Posted: 03 Feb 2003 ?? ?Print Version ?Bookmark and Share

Keywords:hierarchical circuit simulation? nanometer design? full-chip verification? spice? circuit simulator?

Since many nanometer problems are related to the dynamic circuit reponse, detailed full-chip circuit simulation should become the most effective way to resolve problems in SoC, memory and mixed-signal designs.

View the PDF document for more information.



Article Comments - Delivering a full-chip hierarchical ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top