Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Networks
?
?
Networks??

Minimizing the number of external SSRAM chips on Zarlink packet processors

Posted: 15 Aug 2003 ?? ?Print Version ?Bookmark and Share

Keywords:zarlink semiconductor? SSRAM? packet processor? MT90502? MT90503?

This application note describes how to minimize the number of external SSRAM chips on Zarlink's packet processors.

View the PDF document for more information.



Article Comments - Minimizing the number of external SS...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top