Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Honeywell, Synopsys forge ASIC development pact

Posted: 04 Mar 2004 ?? ?Print Version ?Bookmark and Share

Keywords:honeywell? synopsys? asic?

Honeywell Int. and Synopsys Inc. have signed an agreement to jointly develop a design infrastructure to support the creation of radiation-hardened and radiation-tolerant ASICs.

The agreement is intended to enable Honeywell's military and aerospace customers to more rapidly design and implement ASICs required for next-generation systems, including satellites, and space vehicles. The collaboration combines core strengths from both companies to design and manufacture infrastructure for components that require various levels of radiation resistance. Radiation-hardened components are designed to continue to perform during and after exposure to high doses of radiation.

Through the collaboration, the parties expect to reduce the size of individual transistors on radiation-hardened integrated circuits to 0.15?m, or about six millionths of an inch. This would enable designers to place up to 100 million transistors on an integrated circuit the size of a fingernail, or nearly four times as many transistors than possible using current design techniques. This is an improvement that would significantly increase data computing volume and speed.





Article Comments - Honeywell, Synopsys forge ASIC devel...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top