Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Co-design methodology for system interconnect

Posted: 17 May 2004 ?? ?Print Version ?Bookmark and Share

Keywords:co-design? interconnect? pcb? i/o? vsic?

This article outlines a co-design methodology supported by a unique platform that enables design and analysis of the electronic system interconnect from IC to IC, across packages, connectors, backplanes and PCBs.

View the PDF document for more information.



Article Comments - Co-design methodology for system int...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top