Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

IBM EDA tools emerge from Europe's Prosyd project

Posted: 10 Mar 2005 ?? ?Print Version ?Bookmark and Share

One year after the launch of the Prosyd collaborative research project between IBM Corp., Infineon Technologies AG and STMicroelectronics NV with about 4 million euros (about $5.3 million) of European tax payers' money, the project has helped IBM produce chip design verification tools.

At the Design Automation and Test Europe conference IBM said tools have now been developed by the consortium members which interoperate. In particular, the IBM tools provide chip verification, the company said.

In 2004 the European Union launched the Prosyd consortium of three companies and four universities with a budget of 7 million euros (about $9.25 million) and the purpose of encouraging the development and deployment of tools and methodologies for chip design based on a specification language known as PSL. This is, in turn, based on IBM's Sugar language.

"The new IBM tools incorporate the use of the PSL standard, which together with advanced algorithms is opening up new directions in formal verification of larger designs," said Moshe Molcho, who manages IBM's Haifa Development Lab, in a statement. "Engineers can now reduce development costs, design higher quality electronic systems, and offer them to customers faster than in the past by including these tools into the way they do business."

IBM said it would offer the tools in Europe through its Engineering & Technology Services business unit.

The tools include the IBM DV RuleBase PE and IBM DV FoCs assertion compiler, developed at the IBM Haifa Research Lab as part of the Prosyd project.

RuleBase PE is a formal verification software that exhaustively checks all possible behaviors of the chip while still on the designer's desk, and offers a mathematical guarantee for their validity. The FoCs assertion compiler translates PSL assertions into HDL checkers, which are integrated into the simulation environment. These checkers monitor chip simulation results on a cycle-by-cycle basis for violation of assertions.

IBM did not comment on whether Infineon and STMicroelectronics are buying these tools, or how much they cost.

- Silicon Strategies





Article Comments - IBM EDA tools emerge from Europe's P...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top