Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Virage makes memory compilers for TSMC 65nm processes

Posted: 02 Jun 2005 ?? ?Print Version ?Bookmark and Share

Keywords:taiwan semiconductor? 65nm?

Virage Logic Corp. has agreed to develop libraries in support of 65nm manufacturing processes from leading foundry Taiwan Semiconductor Mfg Co. Ltd.

The agreement covers memory compilers, Virage said. "At the 65nm node, on-chip memory may occupy more space than logic or any other IP and therefore it's important for our customers to get early access to advanced memory compilers," said Edward Wan, senior director of design service marketing for TSMC, in a statement issued by Virage.

Virage Logic said it would offer multiple memory architectures for TSMC's 65nm processes to meet specific needs.

The first views of the 65nm intellectual property would be made available to design engineers in the third quarter of the year, Virage said. First Virage Logic commercial products would be made available in the fourth quarter on TSMC's 65nm low-power and generic processes. Virage Logic said it would also develop compilers for the TSMC 65nm high-speed process that is due to become available in 2006.

- Peter Clarke

EE Times





Article Comments - Virage makes memory compilers for TS...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top