Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

TI upgrades Pyramid ASIC design kit

Posted: 27 Feb 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Pyramid? ASIC? design kit? Texas Instruments?

Texas Instruments Inc. (TI) announced the release of version 5 of the Pyramid ASIC design kit, targeting telecommunications, consumer and wireless infrastructure markets. The Pyramid design system is used for internal designs and external ASIC engagements. According to the press release, it leverages TI's standard cell libraries in 130-, 90- and 65nm technologies.

With this release, TI announces extended support for commercially-available design synthesis tools. TI now accepts hand-offs generated by Cadence, Magma or Synopsys commercially-available synthesis tools to provide TI customers with the flexibility to release netlists generated by their preferred tools.

"Our ASIC customers now also have multiple ways to generate and provide us with their netlists, ensuring they can select from among the best EDA solutions when driving entitlement from those TI process technologies," said Steve Sutton, VP of TI's ASIC business unit. "We have seen internal TI design teams make great use of this flexibility, and we are pleased to offer our external customers the same flexibility."




Article Comments - TI upgrades Pyramid ASIC design kit
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top