Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Free PLL design tool debuts with PLL hardware

Posted: 24 May 2006 ?? ?Print Version ?Bookmark and Share

Keywords:ADIsimPLL? PLL? phase-locked loop? circuit design tool? evaluation?

Analog Devices Inc. (ADI) is rolling out a new generation of its existing ADIsimPLL phase-locked loop (PLL) circuit design and evaluation tool, as well as two new PLL synthesizers. As you might expect, ADI's free-of-charge ADIsimPLL has been downloaded more than 25,000 times since its introduction four years ago.

The company's latest ADIsimPLL v3.0 tool builds on previous versions of the software. As a dedicated PLL simulation package for the company's PLL frequency synthesizers, it helps you prototype designs and optimize them. Thankfully, ADIsimPLL v3.0 is compatible with files from earlier versions of ADIsimPLL.

ADIsimPLL v3.0 now offers nine new loop-filter topologies, a new voltage-controlled oscillator (VCO) reference library editor, and enhanced VCO libraries. It also includes new analysis features, as well as support for six new hardware devices.

PLL silicon
On the hardware side, ADI introduces its ADF4156 and ADF4002 chips, providing low-frequency and high-frequency PLL approaches for a range of wireless base-station equipment. These devices can work in circuits for GSM, PCS, DCS, WiMAX, SuperCell 3G, CDMA and W-CDMA networks.

The ADF4156 is a fractional-N PLL synthesizer operating at 6GHz. ADI claims that's one of the industry's highest frequencies of operation for a fractional-N device. The '4156 can implement local oscillators (LOs) in up-conversion and down-conversion sections of transceivers and transmitters.

The power-managed ADF4156, operable from 2.7-V to 3.3-V, comprises a low-noise digital phase frequency detector (PFD), a charge pump, and a programmable reference divider. An S-delta-based fractional interpolator supports programmable fractional-N division. The IC's RF-output phase is programmable for applications that require a particular phase relationship between the output and a reference.

The ADF4156 also features so-called cycle-slip reduction circuitry. It leads to faster PLL lock times, without the need for modifications to the PLL's loop filter. Finally, the ADF4156 is pin-compatible with ADI's predecessor ADF41xx family of synthesizers.

Lower-frequency counterpart
For its part, the ADF4002 operates at up to 350MHz. At those frequencies it's useful to implement clock conditioning, clock generation and intermediate frequency LO generation.

The '4002 consists of a low-noise digital PFD, a charge pump, and a programmable reference divider and programmable-N divider. The 14bit reference counter accepts selectable frequencies at the PFD input. A complete synthesizer is implemented if the PLL is used with an external loop filter and VCO. Like the '4156, this IC has a power supply range of 2.7V to 3.3V.

The software
The ADIsimPLL v3.0 tool improves the range of PLL loop filter topologies available within the simulator, from 9 to 18. Many of the nine new loop filter topologies include higher-order active filters; these can provide additional spurious rejection, particularly in fractional-N designs.

To assist in entering and maintaining VCO and reference oscillator data libraries, this latest version comes with a dedicated VCO/Reference Library File editor. As the name implies, it supports browsing through a VCO or reference oscillator library file, as well as user-entry of VCO tuning and phase-noise data.

In ADIsimPLL Version 3.0, the closed loop gain of a PLL is calculated and displayed on a FreqDomain page, while phase-noise plots have been enhanced to show the contributions from each of the noise sources in the PLL.

The new version also comes with an expanded VCO/voltage-controlled crystal oscillator library collection. It will automatically search for suitable VCOs that meet your frequency requirements.

Other features include automated design of output matching circuits for ADI's ADF4360-8, and modeling of dither effects of fractional-N designs.

Price and availability
ADI says its ADF4156 is available now in two package options. You can order an LFCSP or a TSSOP. The IC is priced at about $3.50 each, in quantities of 1,000. However, note there is no datasheet on ADI's Website for this IC at this time.

The ADF4002 is also available now in both LFCSP and TSSOP packages. It's priced at less than about $2 per unit, in quantities of 1,000.

- Alex Mendelsohn
eeProductCenter




Article Comments - Free PLL design tool debuts with PLL...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top