Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

TSMC qualifies Mentor's Calibre nmDRC on 65nm process

Posted: 28 Jul 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Mentor Graphics. TSMC? Taiwan Semiconductor Manufacturing Company? Calibre nmDRC? 65nm technology?

Mentor Graphics Corp. announced that Taiwan Semiconductor Manufacturing Co. (TSMC) has qualified Calibre nmDRC for its 65nm technology. Calibre nmDRC specifically addresses the complex issues of the most advanced TSMC processes.

"With Calibre nmDRC and Hyperscaling, the benefits are reduced run time, good accuracy and no additional hardware expenditures," said Edward Wan, senior director of design service marketing, TSMC. "TSMC saw run times reduced on even the largest designs."

"In the nanometer era, with the increasing importance of conveying design for manufacturing information, our relationship with TSMC has allowed us to deliver unprecedented capabilities, embodied in Calibre nmDRC, enabling the continued success of the fabless designer," said Joe Sawicki, vice president and general manager for the design-to-silicon division at Mentor.




Article Comments - TSMC qualifies Mentor's Calibre nmDR...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top