Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Controls/MCUs
?
?
Controls/MCUs??

SDRAM memory controller targets streaming video apps

Posted: 31 Aug 2006 ?? ?Print Version ?Bookmark and Share

Keywords:Microtronix? SDRAM? memory controller? IP core?

Targeting streaming video applications, Microtronix's multiport SDRAM memory controller IP core supports up to 1024 x 768 (true color) 32bit display resolution.

"The core provides a complete, easy-to-use solution to interface with a wide variety of SDR and DDR SDRAM memory devices," said Philippe Morin, VP for sales and marketing.

The core is optimized for Altera Stratix and Cyclone family of programmable logic devices. The IP Core is Altera SOPC Builder Ready and integrates easily into any SOPC Builder generated system.

The IP Core operates independent of the system clock enabling the memory to be clocked at its maximum frequency. The DDR Memory Controller IP uses a proprietary technology that simplifies memory interface design by removing the need for extra resynchronization clocks and maximizes the performance of the memory system.

The memory controller supports SRD & DDR memory devices. It supports configurable data widths of from 1 to 32bits. It offers two local configurable system ports.

The memory controller IP core is available immediately at a suggested retail price of $2,495.

- Marty Gold
eeProductCenter




Article Comments - SDRAM memory controller targets stre...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top