Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Configuring Xilinx FPGAs with SPI serial flash

Posted: 05 Feb 2007 ?? ?Print Version ?Bookmark and Share

Keywords:Stephanie Tapp? Xilinx? Serial Peripheral Interface? Virtex-5? Spartan-3E?

This application note discusses the Serial Peripheral Interface (SPI) configuration mode introduced in the Virtex-5 and Spartan-3E FPGA families. The required connections to configure the FPGA from a SPI serial flash device are discussed and the configuration flow for the SPI mode is shown.

View the PDF document for more information.




Article Comments - Configuring Xilinx FPGAs with SPI se...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top