Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

NEC, Avnet partner on gate arrays

Posted: 30 Mar 2007 ?? ?Print Version ?Bookmark and Share

Keywords:ASIC? design house? gate arrays? RTL development?

NEC Electronics America Inc. and Avnet Electronics Marketing announced that Avnet has become a Certified Design House for NEC Electronics' gate array products in the Americas.

As a Certified Design House, Avnet engineers will apply their expertise, including RTL development, design implementation, IP core integration, RTL verification, timing closure, physical design and sign- off, to implement fully NEC's gate array products.

"NEC Electronics' gate array portfolio enhances Avnet's current offering in ASIC technologies," said Rafael Cruz, vice president of engineering services for Avnet.

"By expanding our relationship to tap Avnet's design services, we can extend the reach of our gate array technology to serve the broad range of design teams that use Avnet's capabilities for successful custom logic implementation," said Kazu Yamada, vice president and general manager, custom SoC solutions strategic business unit, NEC.




Article Comments - NEC, Avnet partner on gate arrays
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top