Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

Efficient 8X oversampling asynchronous serial data recovery using IDELAY

Posted: 02 Apr 2007 ?? ?Print Version ?Bookmark and Share

Keywords:serial data recovery? programmable delay element? IDELAY delay element?

Xilinx Virtex-4 and Virtex-5 devices a have high-precision programmable delay element associated with every input pin. These delay elements, called IDELAY, can be used to implement an oversampler that uses very few FPGA logic resources and, more importantly, just a single DCM and two global clock resources to do 8X oversampling. This solution provides better jitter tolerance than techniques that use multiple DCMs.

View the PDF document for more information.




Article Comments - Efficient 8X oversampling asynchrono...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top