Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Altera develops zero-power CPLDs for portables

Posted: 11 Dec 2007 ?? ?Print Version ?Bookmark and Share

Keywords:CPLD MAZ IIZ? power consumption lowest?

MAX IIZ CPLD

Altera Corp. expands its low-power portfolio with the introduction of the MAX IIZ CPLD, which is designed specifically to address the power, package and price constraints of the portable applications market.

"MAX IIZ devices have minimum power consumption, minimal package size and minimal cost," explained Jennifer Lo, senior marketing manager, Asia Pacific. "In terms of power consumption, the typical dynamic power at 50MHz is slightly less than 9mA. This is an industry's lowest. In terms of static power, it is 29?A. Now, with this industry lowest power consumption, we believe this will open up opportunities especially for portable applications."

The new CPLDs also come in very compact size, said Lo. "In the handset, especially in terms of real estate, you want to pack as many functions as possible. Thus in a 5mm x 5mm [package], you can get up to 570 logic elements and at the same time you can get up to 160 I/Os. Therefore, you actually get a lot of logic to play with and I/O and other functions."

As for the price, Lo said $1.25 for a million units.

"This product is particularly important for our region because a lot of innovations in terms of portable applications are coming out from Asia," stressed Lo. "We are driving the worldwide trend in terms of features included in handsets as well as the adoption rate. I mean comparing to market like North America, Europe, I think Asia is in the front line."

- Celeste dela Torre
EE Times Asia




Article Comments - Altera develops zero-power CPLDs for...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top