Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Japan's Starc uses Cadence's CPF tech in ref flow

Posted: 24 Jan 2008 ?? ?Print Version ?Bookmark and Share

Keywords:Common Power Format? reference flow? Si2?

Cadence Design Systems Inc. announced that Japan's Semiconductor Technology Academic Research Center (Starc) has released its next-generation ultralow-power PRIDE reference flow V1.5, incorporating the Common Power Format (CPF)-based Cadence Low-Power Solution. This reference flow also includes key litho-aware manufacturing (DFM) technologies from Cadence. This reference flow is expected to provide significant power savings, yield enhancement and time-to-market advantages for Starc members producing high-volume consumer, communications and mobile electronic devices on 65nm and 45nm processes.

"The Starc Pride V1.5 Flow incorporates numerous requirements from our member companies for an advanced ultra low-power solution and an optimized DFM methodology," said Nobuyuki Nishiguchi, VP and general manager of Starc. "The CPF-based Cadence Low-Power Solution delivers a fully automated flow for the architectural exploration, design, verification and implementation of low-power SoCs. The Pride V1.5 Flow also takes advantage of Cadence's DFM technologies to reduce overall design time and increase production yields for high-volume designs."

Targeting 65nm and 45nm designs, the Pride V1.5 Flow incorporates the CPF-based Cadence low-power design solution supported by Cadence's Incisive and Encounter platforms to provide an automated and holistic low-power design flow from RTL design through GDS II tape-out. Pride V1.5 enables front-end designers to explore physical prototyping with different CPF files and a single golden RTL, allowing low-power architecture optimization. In pilot designs, using the CPF-based Cadence Low-Power Solution Starc has confirmed 3X improvement in design time for architectural exploration to floorplan for low-power chips that employ advanced power management techniques such as multi-supply voltages and power shut-off. In addition to design productivity improvements, these techniques enabled up to 40 percent power reduction in pilot designs.

Cadence's DFM technologies include Model-based Verification, Litho Physical Analyzer, Litho Electrical Analyzer, CMP Predictor and Chip Optimizer technologies, which allow designers to analyze, optimize and correct potential yield limiters early in the design process, including physical and electrical effects produced during lithography. Cadence's comprehensive model-based manufacturability solutions provide analysis of IP and full-chip designs for random and systematic manufacturing variations to prevent any catastrophic or parametric failures before tape-out. This enables "What You Design Is What You Get" (WYDIWYG) design for manufacturability to designers using advanced-node technologies.

"Starc and Cadence worked closely to implement and validate this DFM-aware low-power design flow and deliver an optimized design methodology to our customers," said Chi-Ping Hsu, corporate VP of IC Digital and the Power Forward Initiative at Cadence. "This CPF-based reference flow provides Starc members with the industry's only end-to-end, integrated low-power solution incorporating an advanced DFM methodology."

CPF is an Si2 standard format for specifying power-saving techniques early in the design process, enabling sharing and reuse of low-power intelligence throughout the design process. The Cadence Low-Power Solution is claimed to be the industry's first complete flow that integrates logic design, verification, and implementation with the Si2-standard Common Power Format.




Article Comments - Japan's Starc uses Cadence's CPF tec...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top