Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

ST brings CMOS process program to Chinese universities

Posted: 03 Jun 2008 ?? ?Print Version ?Bookmark and Share

Keywords:CMOS process? China University? IC design?

STMicroelectronics and Circuits Multi Projects (CMP) have partnered to offer Chinese universities access to ST's advanced CMOS processes for academic and research purposes.

Based on the success of the project in European and North American universities, with more than 100 universities having received design rules and design kits for ST's 65nm bulk CMOS process, and several hundreds of designs in various technologies, ST and CMP are putting in place the infrastructure required to duplicate the achievement in China. In 2007, approximately 180 circuit designs from European and North American universities, in both 90nm and 65nm technologies, were put through ST's silicon process for various applications, including 3G wireless, telecom, RF and power management.

Key elements of the initiative are that ST will ensure the certification of the local partners and the fabrication of the ICs designed by the universities, while CMP will be the interface for commercial and technical aspects, from the distribution and support of the CAD software tools and design kits, up to the delivery of the samples. This mechanism will allow Chinese research organizations to obtain small quantities of advanced ICs, typically a few tens of units, at an attractive cost compatible with an academic budget. The availability of real silicon to Chinese education and research communities will also enable them to validate design ideas and increase their design skills and capabilities. Additionally, it will enable them to promote and sell validated IP and garner opportunities for the commercialization of designs.

The ST process technologies available via CMP include 120-, 90- and 65nm CMOS technologies, with multiple transistor flavors from ultra-low leakage to high-speed and complete standard cells and I/O libraries. The offering will be extended in the future to more technologies and options.

ST has a long history of working with universities and academia across the world through joint IC design projects and lab sponsorship. In China, ST has development projects currently ongoing with TsinHua University, TongJi University and ICT. The access to ST's advanced processes, via CMP, will boost the design and engineering capabilities in Chinaa key market worldwide for semiconductors and increasingly a focal point for R&D, in addition to the availability of a rich pool of talent for advanced IC design.

According to Bernard Courtois, Director of CMP, there has been sharp growth in the number of advanced CMOS designs produced via CMP's services in recent years. For example, in 2007, the total number of circuits designed in 90nm CMOS increased by almost 100 percent, with 91 circuits designed in 2007 compared to 57 in 2006 and 32 in 2005, and most of the top universities are now preparing designs in 65nm.

"ST believes that it is increasingly important that university students and researchers worldwide have access to the most advanced technologies for the future benefit of the semiconductor industry, in addition to reinforcing opportunities for academic and research communities," said Laurent Perier, director, China IC design centers, ST.





Article Comments - ST brings CMOS process program to Ch...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top