Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Understanding load capacitance and access time

Posted: 27 Aug 2008 ?? ?Print Version ?Bookmark and Share

Keywords:bus standard? read access times? capacitive load effects?

Sometimes a design engineer can be tempted to place multiple devices on the same trace. This is especially true if there is no defined bus standard and reducing costs is critical. However, each of these devices will add its input capacitance to the trace which can cause problems. This application note examines how this added capacitive load effects read access time.

View the PDF document for more information.





Article Comments - Understanding load capacitance and a...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top