Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Convolutional coding on Xtensa processors

Posted: 03 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:processors Xtensa? coding? convolutional encoding decoding? application note?

This application note looks briefly at popular techniques for convolutional encoding and decoding, especially Viterbi decoding, and illustrates the power of a configurable processor in handling the performance-intensive signal processing demands of coding and decoding.

Application-specific processors are quickly designed, simulated, built in silicon, and offer significantly better programmability, performance, and power-efficiency than most popular DSPs. In particular, this paper describes user-defined TIE (Tensilica Instruction Extension) instructions which accelerate distance metric calculations, the most performance-critical task in Viterbi decoding, by more than 32 times over most popular DSPs and almost 80 times over most popular 32bit RISC cores.

View the PDF document for more information.





Article Comments - Convolutional coding on Xtensa proce...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top