Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Xtensa processor extensions for fast IP packet classification

Posted: 04 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:processor Xtensa? IP? packet?

This application note presents how to achieve fast IP packet classification with a configurable processor. Packet classification requires multiple field matching such as the IP source address, IP destination address, source port number, destination port number, protocol number, differentiated service code point (DSCP) and more. To accelerate table lookups and bitmap manipulation, several customized instructions were developed to yield large performance improvements. By using two 200MHz processors with a proper configuration, OC48 wire-speed packet classification can be achieved while matching on multiple fields with sophisticated rules of ranges and/or prefixes.

View the PDF document for more information.





Article Comments - Xtensa processor extensions for fast...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top