Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Get your priorities right: Make your design up to 50% smaller

Posted: 24 Sep 2008 ?? ?Print Version ?Bookmark and Share

Keywords:smaller design? FPGA design?

Would it be useful for your next design to be up to 50 percent smaller without significantly changing the ways you do things now? In these cost-sensitive days, you have to respond �yes?. This white paper describes a rarely noticed design technique that can make a difference in the size and the performance of your FPGA design. The ideas contained here might not yield the full 50 percent savings potential in your design, but should save a significant amount. A 20 percent reduction in size can mean your design fits into a smaller device. The smaller size also helps those designers who are looking for higher performance by potentially saving a speed grade.

This document provides some simple VHDL and Verilog examples to explain key points. More VHDL code examples are used due to the author�s preference.

View the PDF document for more information.





Article Comments - Get your priorities right: Make your...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top