Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

IP cores are tunable for reuse

Posted: 12 Mar 2009 ?? ?Print Version ?Bookmark and Share

Keywords:IP cores? silicon tunable? CebaRIP IP?

CebaTech Inc. has launched its first IP productsa library of tunable silicon IP cores targeted at SoC, ASIC and FPGA designs.

According to the company, the first four members of the CebaRIP library implement standard data encryption and compression algorithms used in storage, storage area network, network-attached storage and network applications. CebaRIP cores can be tuned for reuse in multiple application scenarios, each with different application-specific performance, power, area and cost requirements, CebaTech said.

Multiple disparate cores can be configured in a plug-and-play ensemble to boost performance and provide a system-level solution, according to CebaTech.

CebaRIP cores use CebaTech's high-level synthesis flow, based on the company's C2R Compiler, to meet customer-specific application requirements, CebaTech said. The company also develops tunable cores that implement customers' proprietary algorithms.

"Data management IP cores such as compression, encryption, deduplication and so on are the natural first step in our CebaRIP core roadmap," said Ramana Jampala, CebaTech CEO, in a statement.

The first four cores in the library consist of a data encryption core, two data compression cores and a data decompression core. All cores are available now and use a stream interface or a PCI interface, according to the company.

CebaRIP cores are delivered as synthesizable Verilog RTL source code, accompanied by a simulation environment and scripts and a user's guide.

- Dylan McGrath
EE Times





Article Comments - IP cores are tunable for reuse
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top