Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

PLL/synthesizers feature 10KHz step size

Posted: 26 Aug 2009 ?? ?Print Version ?Bookmark and Share

Keywords:PLL? synthesizer? VCO? oscillator?

CPLL58-1800-1860 PLL/synthesizer

Crystek Corp. has launched the CPLL58-1800-1860 PLL/synthesizer that operates from 1,800MHz to 1,860MHz, and has a typical step size of 10KHz. The CPLL58-1800-1860 is housed in a compact 15mm x 20mm x 4mm SMD package.

The PLL/synthesizer construction essentially wraps a voltage-controller oscillator (VCO) around a PLL in a package that's only marginally larger than a VCO on its own, and significantly smaller than separate VCO/PLL modules. The CPLL58-1800-1860 is a complete PLL/synthesizer and needs only an external frequency reference and supply voltages for the internal PLL and VCO. The Crystek CPLL58-1800-1860 is programmed using a standard three line interface (data, clock and load enable).

Typical phase noise for the CPLL58-1800-1860 is -103dBc/Hz at 10KHz offset with minimum output power of 3dBm. VCO voltage is 5Vdc; PLL voltage is 3Vdc. Second harmonic suppression is -20dBc typical.

The CPLL58-1800-1860 is suitable for use in telecommunications, computers, radio equipment, base stations and other electronic applications.





Article Comments - PLL/synthesizers feature 10KHz step ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top