Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Interface
?
?
Interface??

Clock, data muxes handle high-input rates

Posted: 05 May 2010 ?? ?Print Version ?Bookmark and Share

Keywords:multiplexer? mux? Ethernet? clock frequency?

On Semi mux

ON Semiconductor has expanded its multiplexer portfolio with the NB6VQ572M, NB6LQ572, NB7L572, NB6L572M, NB7LQ572, NB6LQ572M, NB7VQ58M and NB7V58M mux/fanout devices, designed to function at high input rates/clock frequencies. These new devices are all highly suited to SONET, Gigabit Ethernet, Fiber Channel, backplane and other clock/data distribution applications.

The NB6VQ572M and NB6LQ572M high performance differential 4:1 clock/data input muxes with 1:2 current mode logic (CML) clock/data fanout buffers operate at up to 6GHz/8Gbit/s from a 1.8-, 2.5- or 3.3V power supply. The new devices have a data dependent jitter of The NB7L572 and NB6LQ572 high performance differential 4:1 clock/data input multiplexers have a 1:2 low voltage positive emitter coupled logic (LVPECL) clock/data fanout buffer. The device's differential INx/INxb inputs include internal 50? termination resistors and will accept differential LVPECL, LVDS or CML logic levels. These devices also incorporate a pair of select pins that will choose one of four differential inputs and produce two identical LVPECL output copies of clock or data operating up to 7GHz/10Gbit/s. This is complemented by the NB6L572M, which has a 1:2 CML clock /data fanout buffer that operates up to 6GHz/8Gbit/s and the NB6LQ572M, which supports the same speeds but incorporates a fixed equalizer receiver on each input pair to enhance the degraded signal transmitted across an FR4 PCB backplane or cable interconnect.

The NB7VQ58M high performance differential 2:1 clock/data mux also has a selectable equalizer receiver. When placed in series with a data path operating up to 10.7 Gbit/s, it compensates the degraded signal creating a more open eye diagram allowing for higher data rates on standard FR4. The differential inputs of the NB7V58M 2:1 clock/data mux incorporate internal 50? termination resistors that are accessed through the VT pin. This feature allows the device to accept LVPECL, CML and LVDS logic level standards. The NB7V58M produces minimal clock /data jitter and also operates up to 7GHz/10.7Gbit/s. The devices each have a -40C to +85C operating temperature range.

"Engineers are looking to achieve higher clock speed and data rates, but cannot do this at the expense of signal integrity," said Prescott Sakai, ON Semiconductor director of the Clock and Data Management products. "These new timing devices support the high-speed data rates needed for modern system designs while keeping jitter low and compensating for signal loss."

The NB6VQ572M, NB6LQ572, NB7L572, NB6L572M, NB7LQ572 and NB6LQ572M are offered in 5mm x 5mm QFN-32 packages. The NB7VQ58M and NB7V58M are offered in a low-profile 3mm x 3mm QFN-16 packages. These devices are budgetary priced per unit in 1,000-unit quantities at $6.50.





Article Comments - Clock, data muxes handle high-input ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top