Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

CSSP optimizes power, display resolution

Posted: 20 Aug 2010 ?? ?Print Version ?Bookmark and Share

Keywords:customer specific standard products? programmable fabric? hard logic?

QuickLogic Corp. reports the mass production of its newest customer specific standard product (CSSP) designed for the mobile market. The ArcticLink II VX2 CSSP solution platform integrates a display power optimizer (DPO), visual enhancement engine (VEE) and proven system blocks (PSBs) to accelerate time-to-market and create differentiation in the mobile market.

The platform includes VEE and DPO PSBs, featuring RGB input/output interfaces and is controlled through an I2C-like interface. VEE 2.0 technology improves the viewability of displays up to 1,366 x 768 WXGA resolution under bright ambient lighting, while dynamically optimizing video characteristics on a pixel-by-pixel, frame-by-frame basis to produce a natural viewing experience to the user. Used in conjunction with VEE, QuickLogic's DPO technology enables consumer device developers to reduce system battery consumption by as much as 25 percent through lowering display backlight or power intensity without compromising the viewing experience.

The customer-specific programmable fabric portion of the chip can include multiple PSBs. These PSBs include High Speed UARTs for Bluetooth, Pulse Width Modulators for driving general purpose and backlight LEDs, SPI and I2C host, display-specific needs such as RGB-split and Frame Recycler, or memory management needs for SD cards, eMMC devices, or other memory form factors.

ArcticLink II VX2 solution platforms are available immediately.





Article Comments - CSSP optimizes power, display resolu...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top