Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Controls/MCUs
?
?
Controls/MCUs??

Netlogic multicore targets network security apps

Posted: 21 Feb 2011 ?? ?Print Version ?Bookmark and Share

Keywords:XLP security processor? deep-packet inspection? intrusion prevention systems? network security? anti-malware?

Netlogic Microsystems recently launched the XLP Multi-Core Security Processor with Integrated NETL7 Layer 7 knowledge-based processor for deep-packet inspection and network security applications. The company designed the highly integrated processor for use in next-generation network security appliances, deep-packet inspection (DPI) gateways, intrusion prevention systems (IPS) and anti-malware gateways.

The XLP316S multicore, multithreaded processor integrates 16 NXCPUs, and features a quad-issue, quad-threaded and superscalar out-of-order processor architecture capable of operating at up to 2.0GHz.

The XLP316S will be manufactured in the advanced 40nm process, and is targeted to offer unparalleled performance of 20Gbit/s and 30 million packets-per-second (Mpps) for converged data plane and control plane processing in advanced network security applications.

Additionally, the 16 NXCPUs are fully cache and memory coherent for software applications to seamlessly run in Symmetric Multi Processing (SMP) or Asymmetric Multi Processing (AMP) modes.

In addition to the 16 NXCPUs, the XLP316S processor integrates the fourth generation of NetLogic Microsystems' NETL7 knowledge-based processor technology to accelerate DPI and content processing functions at 10Gbit/s throughput, as well as 10Gbit/s hardware acceleration engines for all major security encryption/decryption protocols.

The NETL7 knowledge-based processing technology features the Intelligent Finite Automaton (IFA) architecture which delivers significant performance, power and cost advantages, and natively performs stateful cross-packet inspection in hardware. Furthermore, it integrates on-chip memory to provide ultra-low latency access to on-chip signature databases, allowing the processors to accelerate complex and iterative content inspection while eliminating the need to provision for the high latency and costly off-chip memory that are required by competing solutions.

The XLP316S processor features NetLogic Microsystems' high-speed, low-latency Enhanced Fast Messaging Network to enable efficient, high-bandwidth communication among the 16 NXCPUs, and to support billions of in-flight messages and packet descriptors between all on-chip elements.

The XLP316S multicore processor offers a tri-level cache architecture with over 6MB of fully coherent on-chip cache which delivers 40Tbit/s of extremely high-speed on-chip memory bandwidth.

The XLP316S processor also incorporates two channels of 72bit DDR3 interconnects yielding an aggregate of over 200Gbit/s of off-chip memory bandwidth. To complement the 16 NXCPUs, the XLP316S processor offers fully-autonomous processing engines that provide independent and complete offload of certain network functions from the NXCPUs, including encryption/decryption/authentication, ingress/egress packet parsing and management, packet ordering, TCP segmentation offload and IEEE 1588 hardware time stamping.

- Phil Ling
??EE Times





Article Comments - Netlogic multicore targets network s...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top