Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

IBM tests new wafer pruning technique

Posted: 27 May 2011 ?? ?Print Version ?Bookmark and Share

Keywords:wafer pruning? manufacturing costs? semiconductor chip?

A new wafer pruning technique could save 15 percent in semiconductor chip manufacturing costs and increase profits per chip by as much as 12 percent, according to the Semiconductor Research Corp., which funded development of the technique at the University of California at Los Angeles (UCLA).

The new wafer pruning technique is currently being characterized by IBM Corp. for its 45nm process, using on-wafer monitoring structures that can be probed during fabrication to spot bad wafers early-on.

The wafer pruning technique positions the test structures between die on a wafer, similar to the test structures installed there today to monitor process drift. By repurposing these test structures for pruning wafersthat is, rejecting wafers early in their fabrication by detecting errors in the test structuresan overall boost in yields should increase profits, which IBM is currently measuring.

"Wafer pruning ultimately leads to less expensive and higher performing electronics devices, especially if the pruning can be done during the early stages of manufacturing," says Puneet Gupta, an SRC alumni and professor of electrical engineering at UCLA. "Pruning is also especially useful in the early stages of yield ramp for a new chip."

process monitoring

Design dependent process monitoring spots bad wafers early-on by comparing design house timing and power models with measurements made on special test structures between die.

The design-dependent process installs easy-to-test structures which detect anomalies in capacitance, resistance and other telltale signs which indicate that nearby die are probably bad, too. If enough errors are detected in early stages of processing a wafer, it can be rejected. By pruning bad wafers, there is a significant saving in the cost of additional processing steps, such as the complex metallization layers that are usually left for last.

Gupta estimates that 70 percent of failed chips can be pruned using test structures to detect a wide range of power level and performance variations. Simple test structures positioned between die enable the spotting of detects early-on, before dicing and packaging, thus reducing the testing cost of detecting faults in finished chips, too.

"Design-assisted manufacturing techniques like those developed by professor Gupta, leverage design information to reduce process control requirements, something all our members can benefit from," says Bill Joyner, SRC director of computer-aided design and test. "Design-assisted manufacturing will also help our members with technology scaling."

IBM will be testing the SRC-inspired wafer pruning technique developed by Gupta by adding the necessary test structures between die on its 45nm process, then performing the necessary testing during fabrication to prune potentially bad wafers. By keeping careful track of all metrics, IBM hopes to use its analytics to fully characterize the improved yields and cost savings that can be achieved using wafer pruning. Once the field testing results are in, the wafer pruning processes could be adopted by any SRC member company, including Advanced Micro Devices Inc., Freescale Semiconductor Inc., Globalfoundries Inc., IBM, Intel Corp. and Texas Instruments Inc.

- R. Colin Johnson
??EE Times





Article Comments - IBM tests new wafer pruning techniqu...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top