Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Cadence releases expanded verification IP portfolio

Posted: 28 Sep 2011 ?? ?Print Version ?Bookmark and Share

Keywords:verification IP? mobile standards? mobile applications?

Cadence Design Systems Inc. has released new protocol and memory model verification IP (VIP), which the company claims, will accelerate the adoption of the latest mobile standards. Through close collaboration with leading system and semiconductor companies, and standards bodies, Cadence is delivering VIP at a very early stagein many cases, ahead of the final specificationhelping mobile SoC and system manufacturers to be first to market with increasingly feature-rich mobile devices, such as smartphones and tablets.

"The need for increased computing power and sophisticated video, audio and storage on mobile devices has given rise to new standards that improve performance and power, while reducing development time and cost," said Ziv Binyamini, corporate vice president, research and development, system realization group at Cadence. "In order to leverage these standards, our customers need solutions that can accurately test the functionality of their design and ensure manufacturing success. Our extensive protocol expertise, combined with our track record of effectively verifying thousands of designs for over a decade, gives customers a proven path to success in the mobile market."

Cadence further expanded its VIP offering for mobile applications with support for the following standards:
LPDDR3: This low-power version of the pervasive DDR3 memory standard enables customers to meet the high bandwidth and power efficiency requirements of mobile systems.
MIPI CSI-3: Providing an advanced processor-to-camera sensor interface, MIPI CSI-3 enables mobile devices to deliver the bandwidth required to enable high resolution video and 3D.
MIPI Low Latency Interface (LLI): This interface cuts mobile device production cost by allowing DRAM memory sharing between multiple chips.
USB 3.0 On-The-Go (OTG): Providing 10x the performance of the previous USB specification, USB 3.0 OTG allows consumers to rapidly transfer data, such as video and audio content, as well as quickly and effortlessly charge devices.
Universal Flash Storage (UFS): A common flash storage specification for mobile devices, UFS, a JEDEC standard, is designed to bring higher data transfer speed and increased reliability to flash memory storage.
eMMC4.5: Designed for secure, yet flexible program code and data storage, eMMC4.5, a JEDEC standard, enables high bandwidth, low pin-count solutions that simplify system design.
cJTAG: With its support for reduced pin count, power management and simplified multichip debug, cJTAG enables efficient testing of mobile devices, a key requirement for delivering high volume, high quality mobile devices.

The new memory models and protocol VIP will be available this month as part of the Cadence Verification IP Catalog.





Article Comments - Cadence releases expanded verificati...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top