Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Samsung enlists powerhouse team for 14nm FinFETs

Posted: 26 Dec 2012 ?? ?Print Version ?Bookmark and Share

Keywords:Cortex A7? 14nm FinFET? RTL-to-signoff flow? post-design production ramps?

Samsung is joining the 14nm FinFET melee, fabricating a test chip as the wheels on the ultra-deep sub-micron ecosystem start to turn.

Leveraging a team which includes ARM, Cadence, Mentor Graphics and Synopsys, the Korean giant recently announced that it has taped out multiple test chips ranging from a full ARM Cortex A7 processor implementation (using the low-power component of the ARM's "big-little" processor configuration technology) to a SRAM-based chip capable of operation near threshold voltage levels as well as an array of analogue IP.

Leveraging the emerging 14nm ecosystem, Samsung tapped Cadence to implement the Cortex-A7 processor test chip in collaboration with ARM. Cadence delivered the RTL-to-signoff flow, as well as�chip-level integration and verification. ARM used Cadence tools to develop the 14nm FinFET libraries. It also used Synopsys tools optimised for FinFET devices to implement additional IP, including low-power SRAMs. They also leveraged Mentor for 14nm FinFET challenges including validation, manufacturing, and post-design production ramps.

The announcement was the second notable 14nm FinFET achievement in a month.

In November, Cadence announced the tape-out of a 14nm test-chip featuring an ARM Cortex-M0 processor implemented using IBM's FinFET process technology.

- Brian Fuller
??EE Times





Article Comments - Samsung enlists powerhouse team for ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top