Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Designing with ADC, FPGA interface

Posted: 10 Jul 2013 ?? ?Print Version ?Bookmark and Share

Keywords:LVDS interface? ADC? FPGA? digital data?

In this document, we tackle the design considerations for designing the LVDS interface between the ADC and FPGA. It also provides details on LVDS Data Standards. LVDS (Low Voltage Differential Signaling) is a more widely accepted standard for ADCs digital data output along with LVCMOS. Timing analysis of LVDS data capturing into FPGA is beneficial to engineers who design with the ADC and FPGA interface. Even though this application note analyses the LVDS interface, with few modifications, this timing analysis can be applied to other differential standards.

View the PDF document for more information.

Originally published by Texas Instruments at www.ti.com as "Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Data Interface with FPGA".





Article Comments - Designing with ADC, FPGA interface
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top