Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Embedded
?
?
Embedded??

Mentor, ASSET tout IJTAG chip-to-system-level IP integration

Posted: 11 Sep 2013 ?? ?Print Version ?Bookmark and Share

Keywords:IJTAG? ScanWorks? embedded instrument?

Mentor Graphics has announced full interoperability between the Tessent IJTAG chip-level IP integration product and ASSET InterTech's ScanWorks platform for embedded instruments that includes chip, circuit board and system-level IJTAG tools.

This combination, according to them, delivers a comprehensive chip-to-system-level automated IJTAG IP integration solution, simplifying the user's ability to leverage chip-level resources to the PCB or system levels. Chip IP that is compliant with the IJTAG standard (IEEE P1687), such as self-test or diagnostic functions, can now be seamlessly accessed from board debug, validation and test systems or in the field from system software, the firms added.

"In order for the IJTAG standard to be effective, SoC and PCB designers, as well as system-level manufacturing engineers, need an ecosystem of support from semiconductor IP providers, EDA tool providers and hardware/software debug, validation and test tool providers like ASSET," said Kent Zetterberg, ASSET's IJTAG product manager. "We're working with Mentor to provide a seamless flow based on IJTAG from the IC design environment to the SoC and PCB debug, validation and test phase."

"We are now seeing widespread interest in the IJTAG standard within our customer base," said Stephen Pateras, product marketing director at Mentor Graphics. "Ensuring interoperability with key partners like ASSET will help maximise the benefit to our customers when adopting this new technology and standard. At this year's International Test Conference, Mentor and ASSET will demonstrate a design flow with full PDL/ICL interoperability to be delivered later in the year, synchronised with ratification of the IEEE P1687 IJTAG standard."

Tessent IJTAG combined with ScanWorks lets engineers access the operational and diagnostic features of all IP blocks in the design from a top-level interface, greatly simplifying the job of integrating the hundreds of IP blocks in a typical system. Interoperability between the two solutions revolves around the IEEE P1687 standard's Instrument Connection Language (ICL) and Procedural Description Language (PDL).

The Tessent IJTAG tool reads ICL and PDL code delivered with third-party IP blocks and verifies that it is IEEE P1687 (IJTAG)-compliant. It then generates a logic network and associated ICL to integrate all the IP blocks in a design and processes the PDL for each IP to create composite chip-level PDL. The ScanWorks product then reads chip-level ICL and PDL for use in chip debug and also retargets the PDL to a board or system level interface.





Article Comments - Mentor, ASSET tout IJTAG chip-to-sys...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top