Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Exploring circuit design in FinFET technology

Posted: 07 Mar 2014 ?? ?Print Version ?Bookmark and Share

Keywords:FinFET? 22 nm? EDA tools? MOSFETs? interconnect modelling?

With those EDA innovations, if you are a digital designer going to a FinFET process and your most recent node is 20 nm, FinFETS are simply an evolutionary change. BEOL is nothing new, physical design remains largely the same, and EDA tools are responsible for performing the necessary analysis.

Revolutionary
Figure 2 shows a more realistic depiction of the FinFETwith rounded features replacing the boxes and planes of the previous example. Most designers agree that predicting the electrical performance for this type of structure will require significant innovation. The electrical field around the device and the interconnect is much more complex than what they are used to encountering with traditional MOSFETs.

Additionally, FinFET devices will have higher drive strengths than similarly sized MOSFETs, which means designers will want higher accuracy in predicting the electrical behaviour. To address these requirements, new techniques will be required for device and interconnect modelling.

Figure 2: FinFET representation with rounded features. (TEM image source: ChipWorks; simulation source: Gold Standard Simulations Ltd.)

Moreover, from an analogue or IP designer's perspective, the design methodology described above (where fins are implemented by the foundry) is not a preferred use model. These designers want more freedom to reduce leakage, match drive strengths, improve frequency response, and push electrical and geometric limits in ways that fixed fin generation will not allow. This type of design is, by its nature, custom, and not being able to manipulate fins in number or size is something that will be foreign to many of these designers.

For custom, analogue, or IP designers making the jump from 28 nm or above to FinFET processes, this type of design will be revolutionary, but not necessarily in a "new and improved" sense of the word. While there are tool innovations to ease the transition, the methodology for doing this type of design will probably seem restrictive compared with their customary design practices. With traditional MOSFET processes, these designers created custom configurations of transistors that included their size and orientation.

For FinFETs, designers will have to experiment with fewer options to achieve the desired electrical response. There have been several discussions questioning whether advanced analogue design can be accomplished with FinFET processes. The answer is yes, but it will require significant changes in design methodology and, potentially, more experimentation.

Where do you see your company and your designs in relation to FinFETsevolutionary change, or revolutionary change? How are you preparing for the change, both from a tool perspective and a process flow perspective? Do you think FinFETs are worth the learning costs they will incur?

About the author
Carey Robertson is a director of product marketing at Mentor Graphics Corp., overseeing the marketing activities for Calibre PERC, LVS and extraction products.

To download the PDF version of this article, click here.


?First Page?Previous Page 1???2



Article Comments - Exploring circuit design in FinFET t...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top