Global Sources
EE Times AsiaWebsite
Stay in touch with EE Times Asia
eeBlogs-Article content Home?/?eeBlog?/?eeBlogs
Nickname:?Clive Maxfield???? Articles(444)???? Visits(533134)???? Comments(79)???? Votes(236)???? RSS
There is so much amazingly cool "stuff" to see and do that I'm amazed I find the time to get any real work done. In my blog I will waffle on about the books I'm reading, the projects I'm building, and the weird and wonderful websites I blunder across. Please Email Me if you see anything you think will "tickle my fancy."
Blog Archive
2016?-? Apr.,?? Mar.,?? Feb.,?? Jan.??
2015?-? Dec.,?? Nov.,?? Oct.,?? Sep.,?? Aug.,?? Jul.,?? Jun.,?? May.,?? Apr.,?? Mar.,?? Feb.,?? Jan.??
2014?-? Dec.,?? Nov.,?? Oct.,?? Sep.,?? Aug.,?? Jul.,?? Jun.,?? May.,?? Apr.,?? Mar.,?? Feb.,?? Jan.??
View All
Comment?|?Add to Favorites

Posted: 06:43:20 PM, 03/04/2014

Altera, Intel to partner on multi-die 14nm FPGAs

? ?

Well, as usual, things are racing along in the programmable logic space (where no one can hear you scream). Around the middle of 2013, Altera detailed its roadmap for the 20 nm and 14 nm technology nodes.

Arria 10 FPGAs and SoCs will be implemented using TSMC's 20 nm process, while Stratix 10 FPGAs and SoCs are to leverage Intel's 14 nm Tri-Gate process.

Of course, nothing happens in isolation. Just a few weeks ago, as I pen these words, Zvi Or-Bach from MonolithIC 2D Inc. published a column saying that he believes 28 nm is actually the last node of Moore's Law. As Zvi says: "Beyond this point, we can continue to make smaller transistors and pack more of them into the same size die, but we cannot continue to reduce the cost. In most cases, in fact, the same SoC will actually have a higher cost!"

Well, that doesn't sound too good, does it? On the bright side, however, instead of creating everything on one humongousand expensivedie implemented at the latest and greatest technology node, it is possible to combine an optimal mix of dies for an application, where each die may boast different functionality (FPGA fabric, DRAM, SRAM, analogue, etc.) and where each die may potentially be realised at a different technology node.

All of which brings us to Altera's announcement, which is that it and Intel have agreed to extend their manufacturing partnership to include the development of multi-die devices. (Click here to see the full press release.) This collaboration will include optimising the integration of Altera's Stratix 10 FPGAs and SoCs implemented using Intel's 14 nm FinFET technology with other heterogeneous technologies into a single system-in-package (SiP).


Personally I think is a really good approach. I am, of course, also excited by the thought of 3D FPGA/SoC implementations and of true monolithic IC technologies, but combining multiple heterogeneous dies into a single SiP has a lot of advantages in terms of cost and yield and getting something into my sweaty hands sooner rather than later. As always, it's going to be interesting to see how things develop over the course of the next year or two. Watch this space...


Label: intel fpga altera
Views(570) Comments(0)
Total [0] users voted ????
[Last update: 06:43:43 PM, 03/04/2014]
Have Your Say!

Bloggers Say

Got something to say? Why not share it with other engineers?

Just introduce yourself to us, we'll contact you and set you up. Yes, it's that simple!

See what engineers like you are posting on our pages.

Interviews & Viewpoints


Learn how senior executives are seeing the industry from interviews and contributed opinions.

Back to Top