Global Sources
EE Times AsiaWebsite
Stay in touch with EE Times Asia
eeBlogs-Article content Home?/?eeBlog?/?eeBlogs
Nickname:?Clive Maxfield???? Articles(444)???? Visits(534949)???? Comments(79)???? Votes(236)???? RSS
There is so much amazingly cool "stuff" to see and do that I'm amazed I find the time to get any real work done. In my blog I will waffle on about the books I'm reading, the projects I'm building, and the weird and wonderful websites I blunder across. Please Email Me if you see anything you think will "tickle my fancy."
Blog Archive
2016?-? Apr.,?? Mar.,?? Feb.,?? Jan.??
2015?-? Dec.,?? Nov.,?? Oct.,?? Sep.,?? Aug.,?? Jul.,?? Jun.,?? May.,?? Apr.,?? Mar.,?? Feb.,?? Jan.??
2014?-? Dec.,?? Nov.,?? Oct.,?? Sep.,?? Aug.,?? Jul.,?? Jun.,?? May.,?? Apr.,?? Mar.,?? Feb.,?? Jan.??
View All
Comment?|?Add to Favorites

Posted: 05:16:52 PM, 29/03/2011

New open-source toolchain facilitates configurable IP core packaging

? ?

Last January, I heard about an open source tool chain from Alex Kuznetsov in Moscow, Russia. He sent me an email saying:


Hi Max, I'm a developer of a new open-source software package dedicated to configurable IP cores packaging. The cores in question are basically RTL templates and therefore can be used both for FPGA and ASIC projects. The first public version was just released on Monday, January 24th. Maybe your readers would find this story interesting; in that case the official news release is as follows:


A new open-source software package, CoreTML framework, has been just released. It provides the necessary tools to create configurable RTL IP cores that produce VHDL/Verilog source based on user-supplied parameters.


CoreTML framework is arguably the first such piece of software that is both open-source and vendor-neutral. Currently configurable IP cores provide their own ways for the user to set up core parameters. Commercial EDA suites for FPGA design come with vendor-locked tools that can be used to generate only the IP cores developed by the EDA vendor or its partners. Being liberally licensed, CoreTML framework doesn't impose such a limitation and can be used for both commercial and noncommercial projects while achieving maximum portability.


A configurable IP core includes a definition of its parameters and a set of templates which are used to generate RTL source code. CoreTML templates are based on a specially designed Template Markup Language that allows the developer to supplement VHDL/Verilog source code with additional control tags which are recognized by the processing software. Template Markup Language leverages Lua programming language to provide a flexibility needed for the design of configurable IP cores.


CoreTML includes a Temlpate Markup Language processing tool, a graphical tool that can be used to configure the IP core, a couple of IP core examples and full documentation. CoreTML framework is licensed under the terms of the GNU Lesser General Public License (LGPL).


The development team also plans to develop a few more IP core examples to make a small configurable IP core library based on the CoreTML framework, as well as to make EDA integration smoother.


For more information please contact: Alex I. Kuznetsov

Tel.: +7 916 8294445 (UTC+3)


Project website:


Views(1079) Comments(0)
Total [0] users voted ????
[Last update: 05:17:59 PM, 29/03/2011]
Have Your Say!

Bloggers Say

Got something to say? Why not share it with other engineers?

Just introduce yourself to us, we'll contact you and set you up. Yes, it's that simple!

See what engineers like you are posting on our pages.

Interviews & Viewpoints


Learn how senior executives are seeing the industry from interviews and contributed opinions.

Back to Top