Global Sources
EE Times AsiaWebsite
Stay in touch with EE Times Asia
Article Comments Home?/?eeForums?/?Talk Shop?/?Article Comments
Discuss news, features and technical papers published on EE Times-Asia.
Hot Post Recommend
Is the Intel-Altera merger a good deal?
Posted:?Jun 4, 2015 1:07 AM

With the merger, Intel plans to hit a 7 per cent CAGR while Altera will become an Intel business uni...[ View complete article ]


Print ?thread
Message:?

Is the Intel-Altera merger a good deal?

Posted:? Jun 4, 2015 1:07 AM
?

Author:Visitor

Level:? Technical Director

Points:? 20080

Send Message

With the merger, Intel plans to hit a 7 per cent CAGR while Altera will become an Intel business unit that will facilitate continuity of existing and new customer sales and support.
Reply with quote? Reply? Watch? Comment?
EETimes Asia : Plunge in semiconductor sales drag chip suppliers
(1) Reply:Is the Intel-Altera merger a good deal? Posted:? Jun 4, 2015 1:07 AM
?

Author:Visitor 1210

Altera acquisition makes good strategic sense but carries significant financial risk. ?

If Intel has a well developed portfolio of products to enhance with FPGA technology in security, networking and applications acceleration, then that risk can be managed. ?

If not, Intel will be plagued by the execution demons that have doomed other previous efforts.

Ultimately Intel needs to find a way to incorporate the FPGA functionality into their ASICs to remove the normal power and cost issues that small batch FPGA runs suffer from.
Reply with quote? Reply? Comment?
EETimes Asia : Data inspection techniques for massive memory designs
(2)

Reply:Is the Intel-Altera merger a good deal?

Posted:? Jun 4, 2015 1:11 AM
?

Author:Gigabob

Level:? Interns

Points:? 136

Send Message

Altera acquisition makes sense only if Intel has a good roadmap plan for adding functionality to security, network and applications acceleration products. ?Otherwise they will be challenged to overcome the huge price premium.

Intel will only be successful if they can figure out how to move the increased functionality of the FPGA into their ASICs and remove the cost and power penalties. ?If they can execute to overcome those large hurdles - this will be a major win.
Reply with quote? Reply? Comment?
Previous thread????Using the DS2480B seri...
Pure-play foundry mark...????Next thread??
Quick Reply
*??Nickname: Visitor (To avoid code verification, simply login or register with us. It is fast and free!)
*??Message title:
*??Comment:
*??Enter verification code::
The engineering community needs are best served with a professional environment at eeForums. And we need your help in ensuring eeForums best serves your needs. Please report offensive or irrelevant messages/replies by clicking here. Thank you for your help and participation!
Return to Article Comments | Talk Shop
The views and opinions shared on eeForums and eeBlogs are those held by users of the web site and do not represent those of EE Times Asia. EE Times Asia is not liable or responsible for any defects, deficiencies, errors, omissions or inaccuracies in any information, data or other content (whether provided or offered therein or in or through eeForums and eeBlogs).
How to earn points
The moderator marks your post as one of the following.
  • Good: +5 points
  • Very good: +10 points
  • Excellent: +20 points
  • Bad: -5 points
  • Very bad: -10 points
  • Exceptionally bad: -20 points

We also count your replies to questions posted by others.
  • You have posted 10 or more replies: +10 points
  • You have posted 20 or more replies: +50 points
  • You have posted 50 or more replies: +100 points
  • You have posted 100 or more replies: +200 points
Have Your Say!

Bloggers Say

Got something to say? Why not share it with other engineers?

Just introduce yourself to us, we'll contact you and set you up. Yes, it's that simple!

See what engineers like you are posting on our pages.

Interviews & Viewpoints

Talk

Learn how senior executives are seeing the industry from interviews and contributed opinions.

Back
?
Back to Top