Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Design Tradeoffs When Implementing IEEE 1149.1

Posted: 08 Mar 2000 ?? ?Print Version ?Bookmark and Share

Keywords:texas instruments? ti? bist? tbc? pwb design?

IEEE 1149.1 test bus and boundary-scan architecture allows ICs and PWBs to be controlled via a standard four-wire interface. This application note outlines the design tradeoffs while implementing the test bus in electronic systems.

View the PDF document for more information.

Article Comments - Design Tradeoffs When Implementing I...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top