Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Conserving power with auto power down mode in SpartanXL FPGAs

Posted: 21 Jun 2000 ?? ?Print Version ?Bookmark and Share

Keywords:xilinx? spartanxl? fpga? pga? gate array?

This application note shows how to reduce power consumption by selectively disabling portions, which are not required all the time, in designing the SpartanXL FPGAs.

View the PDF document for more information.

Article Comments - Conserving power with auto power dow...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top