Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Embedded

Posted: 26 Jun 2000 ?? ?Print Version ?Bookmark and Share

Keywords:: xilinx? xc9500xl? pld? programmable logic? programmable logic device?

This application note provides a framework for planning high-speed XC9500XL CPLD designs by addressing certain issues, such as noise, ground bounce, signal coupling, ringing and reflections capacitance, early in the design process.

View the PDF document for more information.

Article Comments -
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top