IEEE 1149.1-1990 standard test access port and boundary-scan

This application note demonstrates how the AT6000 Series FPGA can be programmed with the 1149.1 standard test logic and then reprogrammed for normal operation when the system or board diagnostics are complete.

View the PDF document for more information.