Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Portable design methodology saves power and area for ADSL AFE chips

Posted: 01 Dec 2000 ?? ?Print Version ?Bookmark and Share

Keywords:analog front-end? afe? adsl? cascoding? netlist?

Dimensionless notation is saving area and power in numerous analog designs.

View the PDF document for more information.

Article Comments - Portable design methodology saves po...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top