Timing margin analysis for clock buffers in high-speed synchronous networking systems

This application note describes how skew has become a major constraint that forms the upper boundary for a system clock's frequency, and shows how to calculate timing margin and the minimum clock output skew.

View the PDF document for more information.