Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

Timing margin analysis for clock buffers in high-speed synchronous networking systems

Posted: 27 Nov 2000 ?? ?Print Version ?Bookmark and Share

Keywords:pericom? clock output skew? clock skew? clock distribution? buffer ic?

This application note describes how skew has become a major constraint that forms the upper boundary for a system clock's frequency, and shows how to calculate timing margin and the minimum clock output skew.

View the PDF document for more information.

Article Comments - Timing margin analysis for clock buf...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top