Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > FPGAs/PLDs
?
?
FPGAs/PLDs??

Advanced low-voltage CMOS with bus hold (ALVCH) 3.3V logic

Posted: 27 Nov 2000 ?? ?Print Version ?Bookmark and Share

Keywords:pericom? alvch? alvc? advanced low voltage cmos? logic ic?

This application note discusses the major advantages of Pericom's Advanced Low Voltage CMOS with bus hold (ALVCH) logic, which is designed for fast 3.5ns propagation delays and-low noise while providing a "last state" hold feature.

View the PDF document for more information.



Article Comments - Advanced low-voltage CMOS with bus h...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top