Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Method to instantiate and use a core in Synplify

Posted: 20 Mar 2001 ?? ?Print Version ?Bookmark and Share

Keywords:cypress semiconductor? cypress? cpld synthesis? pld synthesis? synthesis tool?

This application note is intended to assist people who use cores for Cypress Semiconductor's CPLDs and compile their design in Synplify.

View the PDF document for more information.

Article Comments - Method to instantiate and use a core...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top