Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Using hierarchy in VHDL design

Posted: 22 Mar 2001 ?? ?Print Version ?Bookmark and Share

Keywords:cypress semiconductor? cypress? vhdl design tool? vhdl design? hierarchical design?

This application note describes VHDL's features, which are specifically designed to make hierarchical design both simple and powerful, and presents a simple example of how these features might be used.

View the PDF document for more information.



Article Comments - Using hierarchy in VHDL design
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top