Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Hierarchical physical design for million-gate ASICs

Posted: 15 Apr 2001 ?? ?Print Version ?Bookmark and Share

Keywords:asic? floorplan tool? formal verification? cad? vdsm?

Raw design size in million-gated ASICs can cripple physical design and timing closure and the viable solution is physical hierarchy.

View the PDF document for more information.



Article Comments - Hierarchical physical design for mil...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top