Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Verification firm starts partners program

Posted: 15 Apr 2001 ?? ?Print Version ?Bookmark and Share

Keywords:eda? vip? vhdl? surecov? verisity?

Seeking deeper integrations with third-party EDA tools, Verisity Design Inc. announced its Verisity Interoperability Partners (VIP) program. Initial members include Aldec, Axis, Cadence, Co-Design Automation, CoWare, Denali, Ikos, Mentor Graphics, Novas, Quickturn and Veritools.

Most major EDA vendors have interoperability programs, but Verisity needs to go to a deeper level than most, said Francine Ferguson, vice president of worldwide marketing at Verisity. "Verification is different," she said. "The importance of interoperability in debugging gets down to programmatic interfaces, as opposed to design-flow interfaces. That is why we have seen a huge demand from partners to get access to our software and build integrations."

Verisity developed some third-party tool integrations on its own before launching the VIP program, but the effort got to be too onerous, Ferguson said. "We could not meet the demand," she said. "So we put this program together to have an infrastructure to allow other people to develop and support the integrations."

As an example, the integration of Verisity's Specman Elite product with Axis Systems' Xcite accelerator was totally developed by Axis. And Axis will support the interface, she said. Verisity provides VIP members with tool licenses, documentation, support, software updates and access to beta releases for Verisity verification products. To join, potential members must have at least three mutual customers who would benefit from the proposed integration. License and maintenance fees are charged on a "per configuration" basis.

Verisity is publishing an extensive list of VIP interfaces, some of which already exist, while others are under development. Existing interfaces include integrations of Specman Elite with several simulators, including Cadence's NC-Verilog and NC-VHDL, and Quickturn's SpeedSim. Emulator interfaces include Axis Xcite, Ikos Viking, and Quickturn Cobalt Plus, Mercury Plus and Radium.

Specman Elite interfaces are available for waveform viewers, including Cadence's Affirma SignalScan, Novas' Debussy and Veritools' Undertow. Interfaces are also provided for Denali's Memory Modeler and Mentor Graphics' Seamless hardware/software co-verification tool.

One interface is being developed for Co-Design Automation's Superlog-based SystemSim simulator. That integration will allow tests created with Verisity's "e" language to be applied to Superlog, Verilog or C/C++ verification environments. SystemSim will also be integrated with Verisity's SureCov code coverage tool.

Ferguson said interfaces for Aldec's HDL simulation environment and CoWare's N2C hardware/software codesign tool are also under development.

Verisity's products include the Specman Elite testbench development environment, SureCov coverage tool and SureLint syntax checker. More information about products and partnerships is at

? Richard Goering

CMP Media

Article Comments - Verification firm starts partners pr...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top