Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Timing analysis tools greatly impacts a successful design

Posted: 01 May 2001 ?? ?Print Version ?Bookmark and Share

Keywords:asic? fpga? board simulation? pvt? dcl?

Today, static timing analysis tools have matured to the point of handling significantly more complex design styles. This article examines the different kinds of timing analysis products used in ASIC, FPGA, and board-level design.

View the PDF document for more information.

Article Comments - Timing analysis tools greatly impact...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top